






AMD AM4

01	Cover Sheet	36	LAN - I211AT	66	LED - Power / JPIPE
02	Block Diagram	37	Audio ALC1220P-VB	67	LED - JLED1 / 2 / 3 / 4
03	FM4 DDR4 I / F	38	Audio DePop	68	LED - Mystic Light
04	AM4 PCIE / SATAE	39	USB Power - UP7501	69	BOM Option
05	AM4 Display / Audio	40	Front USB2.0 Header	70	Manual Parts
06	AM4 SVI / ACPI / GPIO	41	Front USB3.0 Header	71	PG MAP
07	AM4 LPC / SPI / USB / CLK / STRAP	42	Rear USB3.0 + PS2	72	GPIO MAP
08-09	AM4 Power / VDDIO_AUDIO Power / GND	43	Rear USB3.1 / Redriver	73	Power Sequence
10	RTC / CMOS	44	Rear USB3.1 Type A / redrive	74	Power Delivery
11-14	DDR4 - POWER / GND	45	Rear USB3.1 Type C / mux	75	History
15	Promontory - PCIE / SATA / SATAE	46	GL850G		
16	Promontory - USB / OC	47	HDMI		
17	Promontory - CLK / ACPI / GPIO	48	CPU Power IR35201 10+2		
18-19	Promontory - Power / GND	49	CPU Power Driver IC IR3598		
20	PCI_E1 (X16)	50	CPU Power Vocre Phase 1-6		
21	PCI_E3 (X4)	51	CPU Power Vcore Phase 7-10		
22	PCIE to SATA (ASM1061)	52	CPU Power NB Phase 1-2		
23	NA	53	CPU power 1.8_S0 / S5		
24	PCI_E2/E4_X1	54	CPU power VDDP - NB503		
25	M2_1 PCIE Only(KEY_M)	55	VRM PWRGD		
26	M2_2 PCIE/SATA(KEY_M)	56	DDR Power - RT8125E		
27	M2_WiFi1(KEY_E)	57	DDR PWR-MP2329G-VPP25 / VTT		
28	SIO NCT6797D-M	58	PM - SY8288 CHIP_CLDO-1.2V		
29	SIO HW Monitor / NCT7718W	59	PM - NB503 CHIP_SOC-1V		
30	FAN TYPE-L CPUFAN1	60	OV Control - NCT3933		
31	FAN TYPE-K PUMPFAN1	61	OV 12VIN - RT9553B		
32	FAN TYPE-K SYSFAN1/2	62	ACPI - 3VSB / 5VDIMM		
33	FAN TYPE-K SYSFAN3/4	63	ATX Power - FrpntPanel / EMI		
34	FAN CHIPSET_FAN1	64	LED - EZDEBUG / AMP		
35	FAN GPIO NCT5635	65	MCU - LED Control		











AM4 CPU TYPE Circuit



IB=(CPU_1P8_S5-Vbe)/5.7k
(1.8-0.95)/5.7k=0.149mA

IC=(VCC5-Vce)/47k
(5-0.2)/47k=0.102mA

TYPE0_CPU_SEL
0:RV
1:BR/SR/PR/MTS

TYPE0_CPU_SEL 7,54.55

SPEC no Support

CPU	TYPE	CORETYPE 1	CORETYPE 0
BR	0	0	0
NA	X	0	1
SR	2	1	0
RV/ZP	3	1	1
MTS	4	1	1


MICRO-STAR INT'L CO.,LTD

MS-7B93


Size Custom Document Description AM4SVI/ACPI/GPIO Rev 11

Date: Thursday, July 04, 2019 Sheet 6 of 75


Strapping Options




	LPCCLK1	SPI_CLK	LPCCLK0
PULL HIGH	Configured for Internal clock generator (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	PSP should modify SPI page register bits [25:24] to remap physical ROM to upper image (Default)
PULL LOW	Configured for External clock generator ?????	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	PSP should not modify SPI page register bits [25:24]



	AGPIO3	LFRAME	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	SPI ROM (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	LPC ROM	short reset mode





MICRO-STAR INT'L CO.,LTD		
MS-7B93		
Size	Document Description	Rev
Custom	AM4/LPC/SPI/USB/CLK/STRAP	11
Date: Thursday, July 04, 2019		Sheet 7 of 75



teknisi indonesia

SPI ROM (1.8V)



PLACE THESE COMPONENTS CLOSE TO U600, AND USE GROUND GUARD FOR 48M_X1 AND 48M_X2

GND

AM4
PART 9 OF 9




MICRO-STAR INT'L CO.,LTD


MS-7B93

Size	Document Description	Rev
Custom	AM4 GND	11
Date: Thursday, July 04, 2019		Sheet 9 of 75



RTC & Clear CMOS Circuit



Clear CMOS button



RTC Backup



A1 A2 B1 B2

DIMMA1A

51 DQS17P
52 DQS17N
132 DQS16P
133 DQS16N
121 DQS15P
122 DQS15N
110 DQS14P
111 DQS14N
99 DQS13P
100 DQS13N
40 DQS12P
41 DQS12N
29 DQS11P
30 DQS11N
18 DQS10P
19 DQS10N
7 DQS9P
8 DQS9N
197 DQS8P
198 DQS8N
278 MA_DQS_H7
277 MA_DQS_L7
267 MA_DQS_H6
266 MA_DQS_L6
256 MA_DQS_H5
255 MA_DQS_L5
245 MA_DQS_H4
244 MA_DQS_L4
186 MA_DQS_H3
185 MA_DQS_L3
175 MA_DQS_H2
174 MA_DQS_L2
164 MA_DQS_H1
163 MA_DQS_L1
153 MA_DQS_H0
152 MA_DQS_L0
218 MA_CLK_H1
219 MA_CLK_L1
74 MA_CLK_H0
75 MA_CLK_L0
235 C2
237 S3_N_C1
93 S2_N_C0
89 MA0_CS_L1
84 MA0_CS_L0
203 MA0_CKE1
60 MA0_CKE0
91 MA0_ODT1
87 MA0_ODT0
199 CB-7
54 CB-6
192 CB-5
47 CB-4
201 CB-3
56 CB-2
194 CB-1
49 CB-0
58 MA_RESET_L
78 MA_EVENT_L
208 MA_ALERT_L
62 MA_ACT_L
222 MA_PAROUT
230 SAVE_N_NC
144 RFU-0
205 RFU-1
227 RFU-2

DDRIV-288P

N13-2880581-L06

AVL: N13-2880441-F02

6,10,29,35,42,45,48,60,65
6,10,29,35,42,45,48,60,65SCLK0
SDATA0SCLK0
SDATA0R366
R363X R/2
X R/2SMB_CLK_DIMM
SMB_DATA_DIMMSMB_CLK_DIMM
SMB_DATA_DIMM12
12DIMM1 (CHANNEL-A)-A0
ADDRESS = 0:0 [SA1:SA0]

SMBus 0	
Device	8-bit Address (hex)
DIMMA0	A0
DIMMB0	A2
DIMMB1	A6

<< MA_DATA[63:0] 3,11

56~63

48~55

40~47

32~39

24~31

16~23

8~15

0~7

A16_PAS_N
A15_CAS_N
A14_WE_NA17
A16_PAS_N
A15_CAS_N
A14_WE_N82 MA_ADD_17
86 MA_RAS_L
228 MA_WE_L
232 MA_ADD13
65 MA_ADD12
210 MA_ADD11
225 MA_ADD10
66 MA_ADD9
68 MA_ADD8
211 MA_ADD7
69 MA_ADD6
213 MA_ADD5
214 MA_ADD4
71 MA_ADD3
216 MA_ADD2
72 MA_ADD1
79 MA_ADD0141 SMB_CLK_DIMM
285 SMB_DATA_DIMM238 SA-2
140 SA-1
139 SA-0DIMM1 (CHANNEL-A)-A0
ADDRESS = 0:0 [SA1:SA0]

DIMMA2A

51 DQS17P
52 DQS17N
132 DQS16P
133 DQS16N
121 DQS15P
122 DQS15N
110 DQS14P
111 DQS14N
99 DQS13P
100 DQS13N
40 DQS12P
41 DQS12N
29 DQS11P
30 DQS11N
18 DQS10P
19 DQS10N
7 DQS9P
8 DQS9N
197 DQS8P
198 DQS8N
278 MA_DQS_H7
277 MA_DQS_L7
267 MA_DQS_H6
266 MA_DQS_L6
256 MA_DQS_H5
255 MA_DQS_L5
245 MA_DQS_H4
244 MA_DQS_L4
186 MA_DQS_H3
185 MA_DQS_L3
175 MA_DQS_H2
174 MA_DQS_L2
164 MA_DQS_H1
163 MA_DQS_L1
153 MA_DQS_H0
152 MA_DQS_L0
218 MA_CLK_H3
219 MA_CLK_L3
74 MA_CLK_H2
75 MA_CLK_L2
235 C2
237 S3_N_C1
93 S2_N_C0
89 MA1_CS_L1
84 MA1_CS_L0
203 MA1_CKE1
60 MA1_CKE0
91 MA1_ODT1
87 MA1_ODT0
199 CB-7
54 CB-6
192 CB-5
47 CB-4
201 CB-3
56 CB-2
194 CB-1
49 CB-0
58 MA_RESET_L
78 MA_EVENT_L
208 MA_ALERT_L
62 MA_ACT_L
222 MA_PAROUT
230 SAVE_N_NC
144 RFU-0
205 RFU-1
227 RFU-2

DDRIV-288P

N13-2880581-L06

AVL: N13-2880441-F02

<< MA_DATA[63:0] 3,11

56~63

48~55

40~47

32~39

24~31

16~23

8~15

0~7

VCC_DDR

R200 1K/4

MA_RESET_L

MA_EVENT_L

MA_ALERT_L

MA_ACT_L

MA_PAROUT

222

230

144

205

227

RFU-2

RFU-1

RFU-0

SA-0

SA-1

SA-2

VCC3_SPD


R329 1K/4

DIMM2 (CHANNEL-A)-A4
ADDRESS = 1:0 [SA1:SA0]


MICRO-STAR INT'L CO.,LTD

MS-7B93

Size	Document Description	Rev
Custom	DDR4 - DIMM CH-A	11
Date: Thursday, July 04, 2019		Sheet 11 of 75



DDRIV-288P
N13-2880581-L06



MB_DATA[63..0] 3:12

56-63

48-55

40-47


32-39

24-31


16-23

8-15

0-7



DDRIV-288P
N13-2880581-L06



MICRO-STAR INT'L CO.,LTD

MS-7B93

Size Custom Document Description Rev 11


DDR4 - DIMM CH-B

Date: Thursday, July 04, 2019 Sheet 12 of 75


av1:D08-0301100-B07

VCC3 1 F6 2 VCC3_SPD

F-SPR-P260T
D08-0301000-P16








DIMM SLOT PN BY SPEC



DDR VREF

(place resistors close to DIMMs)




MICRO-STAR INT'L CO.,LTD

MS-7B93







Size	Document Description	Rev
Custom	DDR4 - POWER/GND-1	11
Date:	Thursday, July 04, 2019	Sheet 13 of 75

DDR VREF

(place resistors close to DIMMs)




www.teknisi-indonesia.com




MICRO-STAR INT'L CO.,LTD

MS-7B93

Size	Document Description	Rev
Custom	DDR4 - POWER/GND-2	11
Date:	Thursday, July 04, 2019	Sheet 14 of 75



HC0 will control USB[3:0]_RX/TX(P/N) and USB[5:0]_D(P/M)
 HC1 will control USB[7:4]_RX/TX(P/N) and USB[11:6]_D(P/M)






HC0 will control USB[3:0]_RX/TX(P/N) and USB[5:0]_D(P/M)
 HC1 will control USB[7:4]_RX/TX(P/N) and USB[11:6]_D(P/M)

1	2	3	4	5	6	7	8
PCI_E1	PCI_E2	PCI_E3	PCI_E4	PCI_E5	PCI_E6	PCI_E7	PCI_E8
Intel WiFi (1T1R)	PCI_E2	PCI_E3	NA	PCI_E5	PCI_E6	PCI_E7	PCI_E8


9	10	11	12	13	14	15	16	17	18	19	20
SATA	SATA	SATA	SATA	SATA	SATA	SATA	SATA	SATA	SATA	SATA	SATA
S1	S2	S3	S4	M2_2	LAN	ASM1061 (PCIe->SATA*2)	NA	NA	NA	NA	NA

21	22	23	24	25	26	27	28	29	30	31	32	33	34
U3.1	U3.1	U3.1	U3.1	U3.1	U3.1	U3.1	U3.1	U3.1	U3.1	U3.1	U3.1	U3.1	U3.1
Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1	Front U3 GEN1

CPU	1	2	3	4	5	6	7	8
ZEN2 Processor	SATA	SATA	Gen4 x2 PCIe	U3.1	U3.1	U3.1	U3.1	U3.1
Carbon AC	M2_1	M2_1	M2_1	M2_1	M2_1	M2_1	M2_1	M2_1



PREMIUM_CHIPSET_HDT




MICRO-STAR INT'L CO.,LTD

Size Custom	Document Description Premium - CLK/ACPI/GPIO	Rev 11
Date: Thursday, July 04, 2019		Sheet 17 of 75

GND

PREMIUM



MICRO-STAR INT'L CO.,LTD

MS-7B93






Size	Document Description	Rev
Custom	Premium - GND	11
Date:	Thursday, July 04, 2019	Sheet 19 of 75

www.teknisi-indonesia.com

PCI EXPRESS x16 Slot

PCI_E1

SMB_SEL
GPIO Default High



PCI Express x16 Slot

+12V	- 5.5 A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA




MICRO-STAR INT'L CO.,LTD

MS-7B93

Size	Document Description	Rev
Custom	PCI_E2 (X16)	11
Date:	Thursday, July 04, 2019	Sheet 20 of 75

PCI EXPRESS x4 SLOT

PCI_E3 X4



PCI Express x4 Slot		
+12V		- 2.1A
+VCC3		- 3A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA

MICRO-STAR INT'L CO.,LTD

MS-7B93

Size	Document Description	Rev
Custom	PCI_E3 (x4)	11


Date: Thursday, July 04, 2019 Sheet 21 of 75

SATA Connector

1.2V delay from 3.3V 90% > 0ms

ASM1061 POWER Consumption

	3.3V	1.25V	Power (mW)
Idle (mA)	98.45	212.3	579.645
Busy (mA)	91.1	330.7	697.47




www.teknisi-indonesia.com

ASM1061 SATA6G

SATA_SPI_DO don't need pull up (integrated pull-up) or pull down for Asmedia recommendation. Asmedia suggest that we use spinup by s/w mode for MB or PCI-E Card.

SPI_DO

0: Spinup by H/W
1: Spinup by S/W





PCIE GEN4 MUX

For PCIE1 & PCIE3

www.forums-fastunlock.com

PCI EXPRESS X1 SLOT

12V - 0.5A
VCC3 - 3A
3VSBV - 375mA




PCI Express x1 Slot *3	
+12V	- 1.5 A
+VCC3	- 9A
+3V3_S5 (wake)	- 1125mA
+3V3_S5 (no wake)	- 20mA

MICRO-STAR INT'L CO.,LTD			
MS-7B93			
Size	Document Description	Rev	
Custom	PCI_E2_E4 (X1)	11	
Date:	Thursday, July 04, 2019	Sheet	24 of 75


M.2 1 Connector

VCC3 4.25A
Max: 14W

M2下方零件擺放限高要小於0.9mm的零件




www.teknisi-indonesia.com




M2下方零件擺放限高要小於0.9mm的零件

VCC3 4.25A
Max: 14W



N15-0671110-L06






此料已換成H=8.5mm



MICRO-STAR INT'L CO.,LTD

MS-7B93


Size Custom	Document Description M2_2	Rev 11
Date: Thursday, July 04, 2019		Sheet 26 of 75



E43-1204046-P65




E43-1204046-P65



10uF+0.1uF+0.01uF at one end of socket in support of 3.3 V3V pins 2 and 4.
10uF+0.1uF+0.01uF at the other end of the socket in support of 3.3 V3V pins 70 and 72.

MICRO-STAR INT'L CO.,LTD			
MS-7B93			
Size	Document Description		Rev
Custom	M2_2 - WIFI+BT		11
Date:	Thursday, July 04, 2019	Sheet	27 of 75



CPUFAN1

- [illegible]


	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating) Default

NCT3947S Internall pull up 1.65V

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

PUMPFAN1

1.Mode GPIO BIOS can swtich PWM/DC MODE



GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI(Floating) Default

NCT3947S Internall pull up 1.65V

www.teknisi-indonesia.com

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

From SIO

28 SIO_SYS1_FAN >>

35 SYS1_FAN_MODE >>

Close to PIN5

U17

PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage.

12V >40mil

TO SIO

28 SYS1_FANTAC >>

GPIO Control

	MODE (PIN7)
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI(Floating)

Internall pull up 1.65V

Close to FAN Connector

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

From SIO
28 SIO_SYS2_FAN >>

35 SYS2_FAN_MODE >>

GPIO Control

	MODE (PIN7)
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI(Floating)

Internall pull up 1.65V

Close to PIN5

Close to FAN Connector


TO SIO
28 SYS2_FANTAC >>

SYS2_FAN_PWR >40mil

SYS2_FAN_PWR >40mil


N32-1040CF1-H06

Close to FAN Connector




SYSFAN3 TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE





SYSFAN4 TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE



CHIPSET_FAN1





By PM Define FAN name

SHOW FAN MODE USE	FAN
GP12	CPUFAN1
GP13	CPUFAN2 PUMPFAN

By PM Define FAN name

LED OFF BLINK	FAN
GP16	CPUFAN1
GP17	CPUFAN2 PUMPFAN

Default GPI
USE LED OFF & LED BLINK

By PM Define FAN name

FAN MODE USE	FAN
GP00	CPUFAN1
GP01	CPUFAN2 PUMPFAN
GP02	SYSFAN1
GP03	SYSFAN2
GP04	SYSFAN3
GP05	SYSFAN4
GP06	SYSFAN5
GP07	EXT_SYS FAN1
GP15	EXT_SYS FAN2










MICRO-STAR INT'L CO.,LTD

MS-7B93

Size	Document Description	Rev
Custom	FAN GPIO NCT5635	11
Date: Thursday, July 04, 2019		Sheet 35 of 75

LAN-- I211AT






i211 PCIE GEN1 SPEC




www.teknisi-indonesia.com



MICRO-STAR INT'L CO.,LTD			
MS-7B93			
Size	Document Description	Rev	
Custom	LAN - I211AT	11	
Date: Thursday, July 04, 2019		Sheet	36 of 75

ALC1220P-VB2_48PIN




CPVDD POWER:ATX5VSB will Leakage to CVDD by ALC1220, so CVDD must keep 3.3V








Close to Jack
ESD protect



Rear Line OUT De-POP circuit (De-pop circuit for Rear Line out & Front Headphone out)





(add de-pop circuit by PM spec or customer request,
NOTE: add de-pop circuit need to change SROUT_LA, SROUT_RA, CEN_OUTA, BASSA to TVS)



Audio moat is transparent and width 40mil


USB Power



Rear (6A)

www.teknisi-indonesia.com

Front (5.6A)







MICRO-STAR INT'L CO.,LTD

MS-7B93

Size	Document Description	Rev
Custom	USB Power - UP7501	11
Date:	Thursday, July 04, 2019	Sheet 39 of 75





Front USB2.0 (JUSB1) Form GL850G USB2.0 HUB

5V@1A









Front USB2.0 (JUSB2) Form GL850G USB2.0 HUB

5V@1A



Front USB3 90° BOX Header(JUSB3)


5V@1.8A



USB3.0
DOG-06A050C-A68 Main
DOG-05A0300-114 AVL

USB2.0
DOG-0200529-A68 Main
DOG-0100619-I05 AVL







C71-10116X1-N07




GEN1
1.8A

Front USB3 90° BOX Header(JUSB4)

5V@1.8A





C71-10116X1-N07



GEN1
1.8A

PS2+USB (USB2.0)






5V@1A




USB Flash BIOS

F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.


CLK running in S0,don't require in sleep



5








Pin 24
Floating PIN24=INTEL
Pull-down Pin24=AM4



4


HOTKEY POWER






1A

MICRO-STAR INT'L CO.,LTD			
MS-7B93			
Size	Document Description	Rev	
Custom	Rear USB2.0 + PS2	11	
Date: Thursday, July 04, 2019		Sheet	42 of 75





TYPE-A PI3EQX1004 Redriver



EQ	dB				EQ	FG
0	10.9	0 to GND	USB3_TX4	A	R	F
R	6.7	68K to GND	USB3_RX4	B	R	L
F	8.9	NC	USB3_TX3	C	R	F
1	13.1	0 to VDD	USB3_RX3	D	R	L



www.teknisi-indonesia.com






MICRO-STAR INT'L CO.,LTD

MS-7B93

Size Custom	Document Description Rear_USB3.0 * 4	Rev 11
Date: Thursday, July 04, 2019		Sheet 43 of 75

TYPE-A PI3EQX1004 Redriver

For cross moat







EQ	dB	
0	10.9	0 to GND
R	6.7	68K to GND
F	8.9	NC
1	13.1	0 to VDD

USB3_TX4	A	R	F
USB3_RX4	B	R	L
USB3_TX3	C	R	F
USB3_RX3	D	R	L



FG	dB	
0	-3	0 to GND
R	-1.5	68K to GND
F	0	NC
1	2	0 to VDD

Rear TYPE-C


Rear TYPE-A



GEN2 0.9A




USB Type-C MUX with Configuration Channel (CC)




USB3.0
D0G-06A050C-A68 Main
D0G-05A0300-I14 AVL
D0G-45B031C-O05 AVL

VBUS EN



N53-24M0040-L06


Current Mode





5V_FUSB


Note: Not used OC Function For HUB Self
Please connect to OC pin of PCH Respectively.


Note: Please connect to USB Power Source.








For HDMI 1.4
$$I_B = (V_{CC5} - V_{be}) / 10k$$
$$(5 - 0.95) / 10k = 0.405mA$$
$$I_C = (V_{CC3} - V_{ce}) / 4.7k$$
$$(3.3 - 0.2) / 4.7k = 0.659mA$$


Connector







CPU_CORE Driver IC VCORE Double 10-PHASE



www.forums-fastunlock.com

Vcore EDC Max 140A






MICRO-STAR INT'L CO.,LTD


MS-7B93

Size	Document Description	Rev
Custom	CPU Power NB Phase 1-2	11
Date:	Thursday, July 04, 2019	Sheet 52 of 75

CPU 1.8V_S5@0.5A
CHIP_1.8V_S5@0.1A
CPU_VDDP_S5@1A
AUDIO1.8V@0.25A



CPU 1.8V_S0@2A
CHIP_1.8V@0.5A




MICRO-STAR INT'L CO.,LTD

MS-7B93



Size Custom	Document Description CPU Power 1.8_S0 / S5	Rev 11
Date: Thursday, July 04, 2019		Sheet 53 of 75

S0:8.5A
S5:1A

```
Input Current = (13A*0.9V)/12V/0.8 = 1.22A
Choke Isat = 8A
Irms=Iout*SQRT((Vo/Vi)*(1-(Vo/Vi)))
=13*SQRT((0.9/12)*(1-(0.9/12))) = 3.42A
Choke Irms =5 A
```




No support BR SPEC




CPU_VDDP_S5

0.9V
S5:1A




ALL POWER GOOD MUX


S0 PG



VRM_Enable circuit




S5 PG



15.5A FOR CPU
9.5A FOR 4DIMM
1.2A FOR DDR VTT

```
Rocset = 1.5 * Imax * Rdson(low) / Iocset
R649   = 1.5 * 26.2 * 2mohm / 10uA
R649   = 7.86K
```


Rdson(Low Side) 5V
D03-4C02403-005:3.3 ~ 4mohm




MS-7B93

Size Custom	Document Description DDR Power - 8125E	Rev 11
Date: Thursday, July 04, 2019		Sheet 56 of 75

2.5V@2.24A




To CPU Copper trace width > 250mils, Fill island behind DIMM > 400mils.




MS-7B93

Size Custom	Document Description DDR VPP25 / VTT	Rev 11
Date: Thursday, July 04, 2019		Sheet 57 of 75

1.2V
S0:5A



1V@1A



MICRO-STAR INT'L CO.,LTD


MS-7B93

Size Custom	Document Description PROM - SY8288RAC / 1.05V	Rev 11
Date: Thursday, July 04, 2019		Sheet 58 of 75

Premium-CHIP_SOC

1V@9A

Input Current = $(12A \cdot 1V) / 12V / 0.8 = 1.25A$
Choke Isat = 8A
 $I_{rms} = I_{out} \cdot \sqrt{1 - (V_o/V_i)} = 12A \cdot \sqrt{1 - (1/12)} = 3.316A$
Choke Irms = 5 A



$$L = (V_{out} / (F_{sw} \cdot I_{ripple})) \cdot (1 - (V_{out} / V_{in}))$$
$$1 / (700K \cdot 12 \cdot 0.3) \cdot (1 - (1/12)) = 0.432\mu H$$
$$1 / (700K \cdot 12 \cdot 0.5) \cdot (1 - (1/12)) = 0.218\mu H$$

OCP=16A

Isat: 22A
L04-68B7350-T15

CH-0.68u15A5ms-HF-1

1V, 9A

internal LDO 3.3V

CHIP_SOC_3V3

CHIP_SOC_EN

CHIP_SOC_POK

CHIP_SOC_SW

CHIP_SOC_FB

CHIP_SOC_SENSE_R

CHIP_SOC_SENSE

CHIP_SOC_OV

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC

CHIP_SOC



CHIP_SOC

CHIP_SOC

Current limit:16A, CLM float
Mode:Vo<3V, DCM 700K


$$V_{out} = V_{ref} + (R1 \cdot R4 \cdot V_{ref}) / (R2 \cdot (R1 + R4))$$
$$= 0.6 + (1k \cdot 1000k \cdot 0.6) / (1.47k \cdot (1k + 1000k))$$
$$= 1.0077V$$

S0 PG




MICRO-STAR INT'L CO.,LTD			
MS-7B93			
Size	Custom	Document Description	Rev 11
CHIP_SOC_NB503			
Date:	Thursday, July 04, 2019	Sheet	59 of 75

Over Voltage Control IC




UPI VOLTAGE CONSOLE


ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



0x20: RH=10K, RL=OPEN



0x26: RH=18K, RL=13K




UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




CPU POWER CONNECTOR





RT9553B CURRENT SENSE


RT9553 PIN5: When start OV/UV, RESET delay time can meet SPEC 15us.



Vcore			SOC		
D=Vout/Vin			I = Vout/Vin		
Vin = 12	> input voltage		Vin = 12	> input voltage	
Vout = 2	> output Vcore		Vout = 1.55	> output Vcore	
D = 0.166667			D = 0.129167		
Io = Icore(max)*0.8			Io = Icore(max)*0.8		
I core(max) = 200	> Vcore current		I core(max) = 75	> Vcore current	
I avg. = 160	A		I avg. = 60	A	
I ripple={ Io*sqrt(1-D)/ (1-D) } / Phase			I ripple={ Io*sqrt(1-D)/ (1-D) } / Phase		
Phase = 10	phase		Phase = 2	phase	
I ripple = 5.96243	A		I ripple = 10.06153	A	
How many pcs. Of Cap.			How many pcs. Of Cap.		
I ripple(cap) = 4700	m A		I ripple(cap) = 4700	m A	
COEtemp = 1			COEtemp = 1		
Input Cap. = 2	pcs.		Input Cap. = 3	pcs.	




5VDIMM FOR DDR



3VSB cost down

3.3V@3.125A

CPU:VDD_33_S5=0.25A
CHIP:VDD_33_S5=0.1A
PCIE=(375mA*1125mA)=1.875A
M.2WIFI= 0.78A
LAN=0.12A
USB TYPE C :0.9mA




$$V_{out} = V_{ref} * (1 + (R1/R2))$$


$$= 0.8 * (1 + (31.6K/10.2K))$$

$$= 3.328V$$


5VDUAL For 3VSB/CPU1.8V/VDDP




ATX POWER CONNECTOR




TPM




LED (for NCT6797D)




FRONT PANNEL




Voltage Mearsure Point



Factory check point



EZ Debug LED



LED亮燈時同時將CPU LED關掉

LED GPIO	GPIO97	GPIO98	GPIO99	GPIO100
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

DIMM_SLOT FORM SIO




D0C-040P100-H91/D0C-040S500-E07

AMD AMP Detect LED

48 PIN LED MCU

If you use ADC function, need to separate VREF from AVDD and 4_09VREF stuff for VREF.

ADDRESS:0X52







COM1-8 for PWM3
According to demand configuration.
Can configuration COM1-8,
To achieve 8 group Non-synchronized
onboard LED control.



COM9-13 for PWM2
According to demand configuration.
If SPEC. don't have JRGB2,
Can configuration COM9-13,
To achieve 5 group Non-synchronized
onboard LED control.

PS. COM1 is the first action block,
next is COM2, and so on.

Pin15,16 can configure to master
smbus if spec requirement





Control	Net Name	PWM USE
PCH	LED_DATA1	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_GPIO_03	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1~8	PWM3
Board Side LED	COM 9~13	PWM2




MICRO-STAR INT'L CO.,LTD			
MS-7B93			
Size	Document Description	Rev	
Custom	MCU - LED Control	11	
Date:	Thursday, July 04, 2019	Sheet	65 of 75


EXTERNAL POWER INPUT




External Power




1 AUDIO/IO Cover LED




JT1 for FW update




JF1 for Factory test




JRGB1




JRAINBOW1



JRAINBOW2












JCORSAIR1




MICRO-STAR INT'L CO.,LTD		
MS-7B93		
Size	Document Description	Rev
Custom	LED - JLED1/2/3/4	11
Date:	Thursday, July 04, 2019	Sheet 67 of 75

BOARD SIDE LED *12




www.forums-fastunlock.com



	MICRO-STAR INT'L CO.,LTD				
	MS-7B93				
	Size	Document Description			Rev
	Custom	BOM Option			1
Date: Thursday, July 04, 2019					
Sheet 69 of 75					



CPU Socket




E95-0000021-C22

E95-0000022-C22

Simulation



Optics Orientation Holes




MANUAL PART

UEFI1
G51-M1SPXXA-A09
G51-M1SPXXA-A09

CFOS
Y02-MU00170-CFO
Y02-MU00170-CFO

HDMI_LA1
Label
HDMI
HDMI LABEL
Y01-RHDMI03-000

NAHIMIC1
Y02-MU00100-NAH
Y02-MU00100-NAH



AV1:
D06-0100161-F52
D06-0100101-K26


PCB

PCB




PD0-07B9311-E48
PD0-07B9311-G37

MOS HEATSINK



PCH HEATSINK



Audio COVER



IO COVER



DDR COVER

